View SP3220ECYTR_1412099.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation +3.0v to +5.5v rs-232 driver/receiver pair sp3220e description features meets true rs-232 protocol operation from a +3.0v to +5.5v power supply minimum 120 kbps data rate under full load 1 a low-power shutdown with receivers active interoperable with rs-232 down to +2.7v power source pin-compatible with the max3221e device without the auto on-line feature enhanced esd specifications: +15kv human body model +15kv iec1000-4-2 air discharge +8kv iec1000-4-2 contact discharge the sp3220e device is an rs-232 driver/receiver solution intended for portable or hand-held applications such as notebook or palmtop computers. the sp3220e device has a high- efficiency, charge-pump power supply that requires only 0.1 f capacitors in 3.3v operation. this charge pump allows the sp3220e device to deliver true rs-232 performance from a single power supply ranging from +3.3v to +5.0v. the esd tolerance of the sp3220ee device is over 15kv for both human model and iec1000-4-2 air discharge test methods. the sp3220e device has a low-power shutdown mode where the driver outputs and charge pumps are disabled. during shutdown, the supply current falls to less than 1 a. sp3220e 2 4 6 5 3 7 15 gnd t1in t1out c1+ c1- c2+ c2- v+ v- v cc 11 0.1 f 0.1 f 0.1 f + c2 c5 c1 + + *c3 c4 + + 0.1 f 0.1 f 13 rs-232 outputs rs-232 inputs logic inputs v cc 14 5k ? r1in r1out 9 8 logic outputs *can be returned to either v cc or gnd en 1 shdn 16 ? v- 1 2 3 4 13 14 15 16 5 6 7 12 11 10 c1+ v+ c1- c2+ c2- r1in gnd v cc t1out no connect 8 9 sp3220e t1in no connect r1out en shdn now available in lead free packaging
date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation 2 note 1: v+ and v- can have maximum magnitudes of 7v, but their absolute difference cannot exceed 13v. absolute maximum ratings these are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device. v cc .............................................................-0.3v to +6.0v v+ (note 1)..............................................-0.3v to +7.0v v- (note 1).............................................+0.3v to -7.0v v+ + |v-| (note 1)...................................................+13v i cc (dc v cc or gnd current).......................... +100ma input voltages txin, en .............................................. -0.3v to +6.0v rxin ................................................................... +15v output voltages txout ............................................................. + 15.0v rxout ................................................ -0.3v to +6.0v short-circuit duration txout ...................................................... continuous storage temperature ....................... -65 c to +150 c power dissipation per package 16-pin ssop (derate 9.69mw/ o cabove+70 o c) ........ 775mw 16-pin tssop (derate 10.5mw/ o c above +70 o c) ..... 840mw 16-pin wide soic (derate 11.2mw/ o c above+70 o c) 900mw electrical characteristics unless otherwise noted, the following specifications apply for v cc = +3.0v to +5.0v with t amb = t min to t max . typical values apply at v cc = +3.3v or +5.0v and t amb = 25 o c. r e t e m a r a p. n i m. p y t. x a ms t i n us n o i t i d n o c s c i t s i r e t c a r a h c c d t n e r r u c y l p p u s3 . 00 . 1a mt , d a o l o n b m a 5 2 + = o v , c c c v 3 . 3 = t n e r r u c y l p p u s n w o d t u h s0 . 10 1 a, d n g = n d h st b m a 5 2 + = o v , c c c v 3 . 3 + = s t u p t u o r e v i e c e r d n a s t u p n i c i g o l w o l d l o h s e r h t c i g o l t u p n i8 . 0v 2 e t o n , n d h s , n e , n i x t h g i h d l o h s e r h t c i g o l t u p n i0 . 2 4 . 2 vv c c 2 e t o n , v 3 . 3 = v c c 2 e t o n , v 0 . 5 = t n e r r u c e g a k a e l t u p n i1 0 . 0 0 . 1 a, n d h s , n e , n i x tt b m a 5 2 + = o c t n e r r u c e g a k a e l t u p t u o5 0 . 0 0 1 ad e l b a s i d s r e v i e c e r w o l e g a t l o v t u p t u o4 . 0vi t u o a m 6 . 1 = h g i h e g a t l o v t u p t u ov c c 6 . 0 -v c c 1 . 0 -vi t u o a m 0 . 1 - = s t u p t u o r e v i r d g n i w s e g a t l o v t u p t u o0 . 5 4 . 5 vk 3 ? , s t u p t u o r e v i r d l l a t a d n u o r g o t d a o l t b m a 5 2 + = o c e c n a t s i s e r t u p t u o0 0 3 ? v c c t , v 0 = - v = + v = t u o =+ v 2 t n e r r u c t i u c r i c - t r o h s t u p t u o5 3 0 7 0 6 0 0 1 a m a m v t u o v 0 = v t u o =+ v 5 1 t n e r r u c e g a k a e l t u p t u o5 2 av t u o =+ v , v 2 1 c c d e l b a s i d s r e v i r d , v 5 . 5 o t v 0 =
3 date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation electrical characteristics unless otherwise noted, the following specifications apply for v cc = +3.0v to +5.0v with t amb = t min to t max . typical values apply at v cc = +3.3v or +5.0v and t amb = 25 o c. note 2: driver input hysteresis is typically 250mv. r e t e m a r a p. n i m. p y t. x a ms t i n us n o i t i d n o c s t u p n i r e v i e c e r e g n a r e g a t l o v t u p n i5 1 -5 1 +v w o l d l o h s e r h t t u p n i6 . 0 8 . 0 2 . 1 5 . 1 vv c c v 3 . 3 = v c c v 0 . 5 = h g i h d l o h s e r h t t u p n i5 . 1 8 . 1 4 . 2 4 . 2 vv c c v 3 . 3 = v c c v 0 . 5 = s i s e r e t s y h t u p n i3 . 0v e c n a t s i s e r t u p n i357k ? s c i t s i r e t c a r a h c g n i m i t e t a r a t a d m u m i x a m0 2 15 3 2s p b kr l k 3 = ? c , l g n i h c t i w s r e v i r d e n o , f p 0 0 0 1 = y a l e d n o i t a g a p o r p r e v i r d0 . 1 0 . 1 s s t l h p r , l k 3 = ? c , l f p 0 0 0 1 = t h l p r , l k 3 = ? c , l f p 0 0 0 1 = y a l e d n o i t a g a p o r p r e v i e c e r3 . 0 3 . 0 st l h p c , t u o x r o t n i x r , l f p 0 5 1 = t h l p c , t u o x r o t n i x r , l f p 0 5 1 = e m i t e l b a n e t u p t u o r e v i e c e r0 0 2s n e m i t e l b a s i d t u p t u o r e v i e c e r0 0 2s n w e k s r e v i r d0 0 10 0 5s nt | l h p t - h l p t , | b m a 5 2 = o c w e k s r e v i e c e r0 0 20 0 0 1s nt | l h p t - h l p | e t a r w e l s n o i g e r - n o i t i s n a r t0 3/ v sv c c r , v 3 . 3 = l k 3 = ? t , b m a 5 2 = o , c v 0 . 3 + o t v 0 . 3 - m o r f n e k a t s t n e m e r u s a e m v 0 . 3 - o t v 0 . 3 + r o
date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation 4 figure 1. transmitter output voltage vs. load capacitance for the sp3220e figure 2. slew rate vs. load capacitance for the sp3220e figure 3. supply current vs. load capacitance when transmitting data for the sp3220e typical performance characteristics unless otherwise noted, the following performance characteristics apply for v cc = +3.3v, 120kbps data rates, all drivers loaded with 3k ? , 0.1 f charge pump capacitors, and t amb = +25 c. 6 4 2 0 -2 -4 -6 t ransmitter output voltage [v] load capacitance [pf] v out+ v out- 500 1000 1500 2000 0 14 12 10 8 6 4 2 0 slew rate [v/ s] load capacitance [pf] +slew -slew 0 500 1000 1500 2000 2330 50 45 40 35 30 25 20 15 10 5 0 supply current [ma] load capacitance [pf] 118khz 60khz 10khz 0 500 1000 1500 2000 2330
5 date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation table 1. device pin description e m a nn o i t c n u fr e b m u n n i p n e - i r t o t h g i h e v i r d . n o i t a r e p o l a m r o n r o f w o l e v i r d . l o r t n o c e l b a n e r e v i e c e r . ) e t a t s z - h g i h ( s t u p t u o r e v i e c e r e h t e t a t s 1 + 1 c. r o t i c a p a c p m u p - e g r a h c r e l b u o d e g a t l o v e h t f o l a n i m r e t e v i t i s o p 2 + v. p m u p e g r a h c e h t y b d e t a r e n e g v 5 . 5 + 3 - 1 c. r o t i c a p a c p m u p - e g r a h c r e l b u o d e g a t l o v e h t f o l a n i m r e t e v i t a g e n 4 + 2 c. r o t i c a p a c p m u p - e g r a h c g n i t r e v n i e h t f o l a n i m r e t e v i t i s o p 5 - 2 c. r o t i c a p a c p m u p - e g r a h c g n i t r e v n i e h t f o l a n i m r e t e v i t a g e n 6 - v. p m u p e g r a h c e h t y b d e t a r e n e g v 5 . 5 - 7 n i 1 r. t u p n i r e v i e c e r 2 3 2 - s r 8 t u o 1 r. t u p t u o r e v e i c e r s o m c / l t t 9 . c . n. t c e n n o c o n 2 1 , 0 1 n i 1 t. t u p n i r e v i r d s o m c / l t t 1 1 t u o 1 t. t u p t u o r e v i r d 2 3 2 - s r 3 1 d n g. d n u o r g 4 1 v c c e g a t l o v y l p p u s v 5 . 5 + o t v 0 . 3 + 5 1 n d h s o t w o l e v i r d . n o i t a r e p o e c i v e d l a m r o n r o f h g i h e v i r d . t u p n i l o r t n o c n w o d t u h s r e w o p p m u p e g r a h c d r a o b - n o e h t d n a ) t u p t u o z - h g i h ( s r e v i r d e h t n w o d t u h s . y l p p u s 6 1
date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation 6 figure 4. pinout configurations for the sp3220e v- 1 2 3 4 13 14 15 16 5 6 7 12 11 10 c1+ v+ c1- c2+ c2- r1in gnd v cc t1out no connect 8 9 sp3220e t1in no connect r1out en shdn
7 date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation figure 5. sp3220e typical operating circuits sp3220e 2 4 6 5 3 7 15 gnd t1in t1out c1+ c1- c2+ c2- v+ v- v cc 11 0.1 f 0.1 f 0.1 f + c2 c5 c1 + + *c3 c4 + + 0.1 f 0.1 f 13 rs-232 outputs rs-232 inputs logic inputs v cc 14 5k ? r1in r1out 9 8 logic outputs *can be returned to either v cc or gnd en 1 shdn 16
date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation 8 description the sp3220e device meets the eia/tia-232 and v.28/v.24 communication protocols and can be implemented in battery-powered, portable, or hand-held applications such as notebook or palmtop computers. the sp3220e device features sipex's proprietary on-board charge pump circuitry that generates 2 x v cc for rs-232 voltage levels from a single +3.0v to +5.5v power supply. this series is ideal for +3.3v-only systems, mixed +3.0v to +5.5v systems, or +5.0v-only systems that require true rs-232 performance. the sp3220e device has a driver that operates at a typical data rate of 235kbps fully loaded. the sp3220e is a 1-driver/1-receiver device ideal for portable or hand-held applications. the sp3220e features a 1 a shutdown mode that reduces power consumption and extends battery life in portable systems. its receivers remain active in shutdown mode, allowing external devices such as modems to be monitored using only 1 a supply current. theory of operation the sp3220e device is made up of three basic circuit blocks: 1. drivers, 2. receivers, and 3. the sipex proprietary charge pump. drivers the drivers are inverting level transmitters that convert ttl or cmos logic levels to +5.0v eia/tia-232 levels inverted relative to the input logic levels. typically, the rs-232 output voltage swing is +5.5v with no load and at least +5v minimum fully loaded. the driver outputs are protected against infinite short-circuits to ground without degradation in reliability. driver outputs will meet eia/tia-562 levels of +3.7v with supply voltages as low as 2.7v. the drivers typically can operate at a data rate of 235kbps. the drivers can guarantee a data rate of 120kbps fully loaded with 3k ? in parallel with 1000pf, ensuring compatibility with pc-to-pc communication software. the slew rate of the driver output is internally limited to a maximum of 30v/ s in order to meet the eia standards (eia rs-232d 2.1.7, paragraph 5). the transition of the loaded output from high to low also meets the monotonicity requirements of the standard. the sp3220e driver can maintain high data rates up to 235kbps fully loaded. figure 6 shows a loopback test circuit used to test the rs-232 driver. figure 7 shows the test results of the loopback circuit with the driver active at 120kbps with an rs-232 load in parallel with a 1000pf capacitor. figure 8 shows the test results where the driver was active at 235kbps and loaded with an rs-232 receiver in parallel with a 1000pf capacitor. a solid rs-232 data transmission rate of 120kbps provides compatibility with many designs in personal computer peripherals and lan applications. the sp3220e driver's output stage is turned off (high-z) when the device is in shutdown mode. when the power is off, the sp3220e device permits the outputs to be driven up to +12v. the driver's input does not have pull-up resistors. designers should connect an unused input to v cc or gnd. in the shutdown mode, the supply current falls to less than 1 a, where shdn = low. when the sp3220e device is shut down, the device's driver output is disabled (high-z) and the charge pump is turned off with v+ pulled down to v cc and v- pulled to gnd. the time required to exit shutdown is typically 100 s. connect shdn to v cc if the shutdown mode is not used. shdn has no effect on rxout. note that the driver is enabled only when the magnitude of v- exceeds approximately 3v.
9 date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation figure 7. driver loopback test results at 120kbps figure 8. driver loopback test results at 235kbps figure 6. sp3220e driver loopback test circuit sp3220e gnd txin txout c1+ c1- c2+ c2- v+ v- v cc 0.1 f 0.1 f 0.1 f + c2 c5 c1 + + c3 c4 + + 0.1 f 0.1 f logic inputs v cc 5k ? rxin rxout logic outputs en *shdn 1000pf v cc 3 1 2 t t t t [] t1 in t1 out r1 out ch1 ch3 5.00v ch2 5.00v m 5.00 s ch1 0v 5.00v 3 1 2 t t t t [] t1 in t1 out r1 out ch1 ch3 5.00v ch2 5.00v m 2.50 s ch1 0v 5.00v
date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation 10 table 2. truth table logic for shutdown and enable control n d h sn et u o x tt u o x r 00 e t a t s - i r te v i t c a 01 e t a t s - i r te t a t s - i r t 10 e v i t c ae v i t c a 11 e v i t c ae t a t s - i r t receivers the receiver converts eia/tia-232 levels to ttl or cmos logic output levels. the receiver has an inverting high-impedance output. this receiver output (rxout) is at high-impedance when the enable control en = high. in the shutdown mode, the receiver can be active or inactive. en has no effect on txout. the truth table logic of the sp3220e driver and receiver outputs can be found in table 2 . since receiver input is usually from a transmission line where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 300mv. this ensures that the receiver is virtually immune to noisy transmission lines. should an input be left unconnected, a 5k ? pulldown resistor to ground will commit the output of the receiver to a high state. charge pump the charge pump is a sipex ?atented design (u.s. 5,306,954) and uses a unique approach compared to older less?fficient designs. the charge pump still requires four external capacitors, but uses a four?hase voltage shifting technique to attain symmetrical 5.5v power supplies. the internal power supply consists of a regulated dual charge pump that provides output voltages 5.5v regardless of the input voltage (v cc ) over the +3.0v to +5.5v range. in most circumstances, decoupling the power supply can be achieved adequately using a 0.1 f bypass capacitor at c5 (refer to figures 5 ). in applications that are sensitive to power- supply noise, decouple v cc to ground with a capacitor of the same value as charge-pump capacitor c1. physically connect bypass capacitors as close to the ic as possible. the charge pumps operate in a discontinuous mode using an internal oscillator. if the output voltages are less than a magnitude of 5.5v, the charge pumps are enabled. if the output voltage exceed a magnitude of 5.5v, the charge pumps are disabled. this oscillator controls the four phases of the voltage shifting. a description of each phase follows. phase 1 ?v ss charge storage ?during this phase of the clock cycle, the positive side of capacitors c 1 and c 2 are initially charged to v cc . c l + is then switched to gnd and the charge in c 1 is transferred to c 2 . since c 2 + is connected to v cc , the voltage potential across capacitor c 2 is now 2 times v cc . phase 2 ?v ss transfer ?phase two of the clock connects the negative terminal of c 2 to the v ss storage capacitor and the positive terminal of c 2 to gnd. this transfers a negative generated voltage to c 3 . this generated voltage is regulated to a minimum voltage of -5.5v. simultaneous with the transfer of the voltage to c 3 , the positive side of capacitor c 1 is switched to v cc and the negative side is connected to gnd. phase 3 ?v dd charge storage ?the third phase of the clock is identical to the first phase ?the charge transferred in c 1 produces ? cc in the negative terminal of c 1 , which is applied to the negative side of capacitor c 2 . since c 2 + is at v cc , the voltage potential across c 2 is 2 times v cc .
11 date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation phase 4 ?v dd transfer ?the fourth phase of the clock connects the negative terminal of c 2 to gnd, and transfers this positive generated voltage across c 2 to c 4 , the v dd storage capacitor. this voltage is regulated to +5.5v. at this voltage, the internal oscillator is disabled. simultaneous with the transfer of the voltage to c 4 , the positive side of capacitor c 1 is switched to v cc and the negative side is connected to gnd, allowing the charge pump cycle to begin again. the charge pump cycle will continue as long as the operational conditions for the internal oscillator are present. since both v + and v are separately generated from v cc ; in a no?oad condition v + and v will be symmetrical. older charge pump approaches that generate v from v + will show a decrease in the magnitude of v compared to v + due to the inherent inefficiencies in the design. the clock rate for the charge pump typically operates at 250khz. the external capacitors can be as low as 0.1 f with a 16v breakdown voltage rating. esd tolerance the sp3220e device incorporates ruggedized esd cells on all driver output and receiver input pins. the esd structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients. the im- proved esd tolerance is at least 15kv without damage nor latch-up. there are different methods of esd testing applied: a) mil-std-883, method 3015.7 b)iec1000-4-2 air discharge c)iec1000-4-2 direct contact the human body model has been the generally accepted esd testing method for semiconductors. this method is also specified in mil-std-883, method 3015.7 for esd testing. the premise of this esd test is to simulate the human body? potential to store electro-static energy and discharge it to an integrated circuit. the simulation is performed by using a test model as shown in figure 14 . this method will test the ic? capability to withstand an esd transient during normal handling such as in manufacturing areas where the ics tend to be handled frequently. the iec-1000-4-2, formerly iec801-2, is gen- erally used for testing esd on equipment and system manufacturers, they must guarantee a certain amount of esd protection since the system itself is exposed to the outside enviroment and human presence. the premise with iec1000- 4-2 is that the system is required to withstand an amount of static electricity when esd is applied to points and surfaces of the equipment that are accesible to personnel during normal usage. the transceiver ic receives most of the esd current when the esd source is applied to the connector pins. the test circuit for iec-1000-4- 2 is shown in figure 15. there are two methods within iec-4-2, the air discharge method and the contact discharge method. with the air discharge method, an esd voltage is applied to the equipment under test (eut) trough air. this simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasent zap just before the person touches the back panel. the high energy potential on the person discharges through an arcing path to the rear panel system before he or she even touches the system. this energy, weather discharged directly or through air, is predominantly a function of the discharge cur- rent rather than the discharge voltage. variables with an air discharge such as ap- proach speed of the object carrying the esd potential to the system and humidity will tend to change the discharge current. for example, the rise time of the discharge current varies with the approach speed.
date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation 12 v cc = +5v ?v ?v +5v v ss storage capacitor v dd storage capacitor c 1 c 2 c 3 c 4 + + ++ figure 9. charge pump ?phase 1 figure 10. charge pump ?phase 2 v cc = +5v ?0v v ss storage capacitor v dd storage capacitor c 1 c 2 c 3 c 4 + + ++ figure 11. charge pump waveforms figure 12. charge pump ?phase 3 v cc = +5v ?v +5v ?v v ss storage capacitor v dd storage capacitor c 1 c 2 c 3 c 4 + + ++ v cc = +5v +10v v ss storage capacitor v dd storage capacitor c 1 c 2 c 3 c 4 + + ++ figure 13. charge pump ?phase 4 ch1 2.00v ch2 2.00v m 1.00 s ch1 5.48v 2 1 t t [] t +6v a) c 2+ b) c 2 - gnd gnd -6v
13 date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation r r c c c c s s r r s s sw1 sw1 sw2 sw2 r c device under t est dc power source c s r s sw1 sw2 figure 14. esd test circuit for human body model the contact discharge method applies the esd current directly to the eut. this method was devised to reduce the unpredictability of the esd arc. the discharge current rise time is constant since the energy is directly transfered without the air-gap arc. in situations such as hand held systems, the esd charge can be directly discharged to the equipment from a person directly discharged to the equipment. the current is transferred on to the keypad or the serial port of the equipment directly and then travels through the pcb and finally to the ic. the circuit models in figure 14 and 15 repre- sent the typical esd testing circuits used for all three methods. the c s is initially charged with the dc power supply when the first switch (sw1) is on. now that the capacitor is charged, the second switch (sw2) is on while sw1 switches off. the voltage stored in the capacitor is then applied through r s , the current limiting resistor, onto the device under test (dut). in esd tests, the sw2 switch is pulsed so that the device under test recives a duration of voltage. figure 15. esd test circuit for iec1000-4-2 r r s s and and r r v v add up to 330 add up to 330 ? ? f f or iec1000-4-2. or iec1000-4-2. r s and r v add up to 330 ? for iec1000-4-2. contact-discharge module contact-discharge module r r v v r r c c c c s s r r s s sw1 sw1 sw2 sw2 r c device under t est dc power source c s r s sw1 sw2 r v contact-discharge module
date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation 14 for the human body model, the current limiting resistor (r s ) and the source capacitor (c s ) are 1.5k ? an 100pf, respectively. for iec- 1000-4-2, the current limiting resistor (rs) and the source capacitor (cs) are 330 ? an 150pf, respectively. the higher cs value and lower rs value in the iec1000-4-2 model are more stringent than the human body model. the larger storage capaci- tor injects a higher voltage to the test point when sw2 is switched on. the lower current limiting resistor increases the current charge onto the test point. 30a 15a 0a t=0ns t=30ns t figure 22. esd test waveform for iec1000-4-2 device pin human body iec1000-4-2 tested model air discharge direct contact level driver ouputs 15kv 15kv 8kv 4 receiver inputs 15kv 15kv 8kv 4
15 date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation d eh package: plastic shrink small outline (ssop) dimensions (inches) minimum/maximum (mm) 20?pin a a1 l b e a a1 b d e e h l ? 0.068/0.078 (1.73/1.99) 0.002/0.008 (0.05/0.21) 0.010/0.015 (0.25/0.38) 0.278/0.289 (7.07/7.33) 0.205/0.212 (5.20/5.38) 0.0256 bsc (0.65 bsc) 0.301/0.311 (7.65/7.90) 0.022/0.037 (0.55/0.95) 0/8 (0/8) 24?pin 0.068/0.078 (1.73/1.99) 0.002/0.008 (0.05/0.21) 0.010/0.015 (0.25/0.38) 0.317/0.328 (8.07/8.33) 0.205/0.212 (5.20/5.38) 0.0256 bsc (0.65 bsc) 0.301/0.311 (7.65/7.90) 0.022/0.037 (0.55/0.95) 0/8 (0/8) 28?pin 0.068/0.078 (1.73/1.99) 0.002/0.008 (0.05/0.21) 0.010/0.015 (0.25/0.38) 0.397/0.407 (10.07/10.33) 0.205/0.212 (5.20/5.38) 0.0256 bsc (0.65 bsc) 0.301/0.311 (7.65/7.90) 0.022/0.037 (0.55/0.95) 0/8 (0/8) 16?pin 0.068/0.078 (1.73/1.99) 0.002/0.008 (0.05/0.21) 0.010/0.015 (0.25/0.38) 0.239/0.249 (6.07/6.33) 0.205/0.212 (5.20/5.38) 0.0256 bsc (0.65 bsc) 0.301/0.311 (7.65/7.90) 0.022/0.037 (0.55/0.95) 0/8 (0/8)
date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation 16 d eh package: plastic small outline (soic) dimensions (inches) minimum/maximum (mm) a a1 l b e a a1 b d e e h l ? 16?pin 0.090/0.104 (2.29/2.649) 0.004/0.012 (0.102/0.300) 0.013/0.020 (0.330/0.508) 0.398/0.413 (10.10/10.49) 0.291/0.299 (7.402/7.600) 0.050 bsc (1.270 bsc) 0.394/0.419 (10.00/10.64) 0.016/0.050 (0.406/1.270) 0/8 (0/8) 18?pin 0.090/0.104 (2.29/2.649)) 0.004/0.012 (0.102/0.300) 0.013/0.020 (0.330/0.508) 0.447/0.463 (11.35/11.74) 0.291/0.299 (7.402/7.600) 0.050 bsc (1.270 bsc) 0.394/0.419 (10.00/10.64) 0.016/0.050 (0.406/1.270) 0/8 (0/8)
17 date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation pa ckage: plastic thin small outline (tssop) dimensions in inches (mm) minimum/maximum 16?pin a a1 ? l b e a a1 b d e e e2 l ? - /0.043 (- /1.10) 0.002/0.006 (0.05/0.15) 0.007/0.012 (0.19/0.30) 0.193/0.201 (4.90/5.10) 0.169/0.177 (4.30/4.50) 0.026 bsc (0.65 bsc) 0.126 bsc (3.20 bsc) 0.020/0.030 (0.50/0.75) 0 /8 e2 d - /0.043 (- /1.10) 0.002/0.006 (0.05/0.15) 0.007/0.012 (0.19/0.30) 0.252/0.260 (6.40/6.60) 0.169/0.177 (4.30/4.50) 0.026 bsc (0.65 bsc) 0.126 bsc (3.20 bsc) 0.020/0.030 (0.50/0.75) 0 /8 20?pin e
date: 02/25/05 sp3220e true +3.0 to +5.0v rs-232 transceivers ? copyright 2005 sipex corporation 18 ordering information model temperature range package type sp3220eca ............................................. 0 ? c to +70 ? c .......................................... 16-pin ssop sp3220eca/tr ....................................... 0 ? c to +70 ? c .......................................... 16-pin ssop sp3220ect ............................................. 0 ? c to +70 ? c ........................................ 16-pin wsoic sp3220ect/tr ....................................... 0 ? c to +70 ? c ........................................ 16-pin wsoic sp3220ecy ............................................. 0 ? c to +70 ? c ........................................ 16-pin tssop sp3220ecy/tr ....................................... 0 ? c to +70 ? c ........................................ 16-pin tssop sp3220ea .............................................. -40 ? c to +85 ? c ........................................ 16-pin ssop sp3220ea/tr ......................................... -40 ? c to +85 ? c ........................................ 16-pin ssop sp3220et ............................................... -40 ? c to +85 ? c ...................................... 16-pin wsoic sp3220et/tr ......................................... -40 ? c to +85 ? c ...................................... 16-pin wsoic sp3220ey .............................................. -40 ? c to +85 ? c ...................................... 16-pin tssop sp3220ey/tr ......................................... -40 ? c to +85 ? c ...................................... 16-pin tssop corporation analog excellence sipex corporation reserves the right to make changes to any products described herein. sipex does not assume any liability aris ing out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others. sipex corporation headquarters and sales office 233 south hillview drive milpitas, ca 95035 tel: (408) 934-7500 fax: (408) 935-7600 sales office 22 linnell circle billerica, ma 01821 tel: (978) 667-8700 fax: (978) 670-9001 e-mail: sales@sipex.com /tr = tape and reel pack quantity is 1,500 for wsoic, ssop or tssop. available in lead free packaging. to order add "-l" suffix to part number. example: sp3220ea/tr = standard; sp3220ea-l/tr = lead free click here to order samples

▲Up To Search▲

Price & Availability of SP3220ECYTR

	To Download SP3220ECYTR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .